JERAJournal of Electronic Research and Application2208-35022208-3510Bio-Byword Scientific Publishing Pty. Ltd.10.26689/jera.v10i3.14652ArticleResearch on Optimization of FPGA Streaming Processing System for High-Bandwidth Radar Echo Datahttps://artdesignp.com/journal/JERA/10/3/10.26689/jera.v10i3.14652JiangZhonghao20261032026-04-22For the real-time processing scenario of high-bandwidth radar echo data, an optimization scheme for a streaming processing system based on FPGA is proposed. Focusing on the engineering implementation requirements under conditions of high throughput, low latency, and resource constraints, the overall system architecture is designed, and optimizations are carried out in three aspects: pipeline parallel computing, cache organization and memory access scheduling, and timing convergence under resource constraints. The system adopts a modular streaming data path, builds a collaborative mechanism between on-chip cache and computing units, reduces data transfer overhead, and improves the continuity and stability of the processing link. Experimental results show that the optimized system can operate stably under higher input bandwidth conditions, with improved throughput capacity and real-time processing performance, compressed critical path, and resource utilization remaining within a reasonable range. This research can provide a reference for the engineering implementation of high-bandwidth radar signal processing platforms.

Altalqi F, Fennane S, Kacimi H, et al., 2024, Development of a Multi-Band High Bandwidth Circular Microstrip Patch Antenna for Radar Implementations, 2024 11th International Conference on Wireless Networks and Mobile Communications (WINCOM), 1–5.

Altalqi F, Fennane S, Mabchour H, et al., 2024, Design Monopole Antenna of Ultra-Wideband High Bandwidth and High Efficiency for Ground Penetrating Radar Application. Telkomnika, 22(4): 154–163.

Hong A, Su L, Wang Y, et al., 2025, A Terahertz Dual-Band Transmitter in 40 nm CMOS for a Wideband Sparse Synthetic Bandwidth Radar. Electronics (2079-9292), 14(22): 24–30.

Liu M, Xie X, Deng Y, et al., 2023, Efficient Implementation of BP Imaging Algorithm on FPGA. IET Conference Proceedings, 2023(47): 1092–1097.

Jonsson R, Ankel M, Tholen M, et al., 2023, Experimental Analysis of a Clutter Suppression Algorithm for High Time-Bandwidth Noise Radar, 2023 IEEE International Radar Conference (RADAR), 1–6.

Xie Y, Zhong Z, Li B, et al., 2024, An ARM-FPGA Hybrid Acceleration and Fault Tolerant Technique for Phase Factor Calculation in Spaceborne Synthetic Aperture Radar Imaging. IEEE Journal of Selected Topics in Applied Earth Observations and Remote Sensing, 2024(17): 5059–5072.

Ankel M, Tholen M, Bryllert T, et al., 2024, Implementation of a Coherent Real-Time Noise Radar System. IET Radar, Sonar & Navigation, 18(7): 1002–1013.

Zhang Z, Xu Y, Li Y, et al., 2023, Spaceborne SAR Imaging System with High-Performance Polynomial Engines. IET Conference Proceedings, 2023(47): 2435–2442.